

CIPOS™ Maxi IPM

IM12B15CC1, 1200 V 15 A

Description

The CIPOS™ Maxi IM12B15CC1 product offers the chance for integrating various power and control components to increase reliability, optimize PCB size and system costs. It is designed to control three phase AC motors and permanent magnet motors in variable speed drives applications such as low power motor drives (GPI, Servo drives), pumps, fan drives and active filter for HVAC (Heating, Ventilation, and Air Conditioning). The product concept is specially adapted to power applications, which need good thermal performance and electrical isolation as well as EMI save control and overload protection. Three phase inverter with 1200 V TRENCHSTOP™ IGBTs and Emitter Controlled diodes are combined with an optimized 6-channel SOI gate driver for excellent electrical performance.

Features

Package

- Fully isolated Dual In-Line molded module
- Very low thermal resistance due to DCB substrate
- Lead-free terminal plating; RoHS compliant


Inverter

- 1200 V TRENCHSTOP[™] IGBT7 S7
- Rugged 1200 V SOI gate driver technology with stability against transient and negative voltage
- Allowable negative V_S potential up to -11 V for signal transmission at V_{BS} = 15 V
- Integrated bootstrap functionality
- Overcurrent shutdown
- Built-in NTC thermistor for temperature monitoring
- Undervoltage lockout at all channels
- Low-side emitter pins accessible for phase current monitoring (open emitter)
- Cross-conduction prevention
- All of 6 switches turn off during protection
- · Programable fault clear timing and enable input

Potential applications

Fan drives and pumps Active filter for HVAC Low power motor drives (GPI, Servo drives)





infineon

Product validation

Product validation

Qualified for industrial applications according to the relevant tests of JEDEC47/20/22.

Table 1 Product information

| Base part number | Dackago typo | Standa | Domark | |
|------------------|--------------|---------------|---------|--------|
| | Package type | Form | моQ | Remark |
| IM12B15CC1 | DIP 36x23D | 14 pcs / Tube | 280 pcs | |



Table of contents

Table of contents

| Desc | ription | 1 |
|---------------------|--|----|
| Feat | ures | 1 |
| Pote | ential applications | 1 |
| Prod | luct validation | 2 |
| Table | e of contents | 3 |
| 1 | Internal electrical schematic | |
| 2 | Pin description | |
| - 2.1 | Pin assignment | |
| 2.2 | Pin description | |
| 3 | Absolute maximum ratings | 8 |
| 3.1 | Module section | |
| 3.2 | Inverter section | 8 |
| 3.3 | Control section | 8 |
| 4 | Thermal characteristics | 9 |
| 5 | Recommended operation conditions | 10 |
| 6 | Static parameters | 11 |
| 6.1 | Inverter section | 11 |
| 6.2 | Control section | 11 |
| 7 | Dynamic parameters | 12 |
| 7.1 | Inverter section | 12 |
| 7.2 | Control section | 12 |
| 8 | Thermistor characteristics | 13 |
| 9 | Mechanical characteristics and ratings | 14 |
| 10 | Qualification information | 15 |
| 11 | Diagrams and tables | 16 |
| 11.1 | T _c measurement point | |
| 11.2 | Backside curvature measurement point | 16 |
| 11.3 | Switching time definition | 17 |
| 11.4 | Sleep function timing diagram | 17 |
| 12 | Application guide | 18 |
| 12.1 | Typical application schematic | |
| 12.2 | Performance chart | 19 |
| 13 | Package outline | 20 |
| Revis | sion history | 21 |

Internal electrical schematic



1 Internal electrical schematic




Figure 1 Internal electrical schematic



Pin description

2 Pin description

2.1 Pin assignment




Figure 2 Pin configuration

Table 2 Pin assignment

| | 455.8 | |
|------------|---------------------|---|
| Pin number | Pin name | Pin description |
| 1 | V _s (U) | U-phase high-side floating IC supply offset voltage |
| 2 | V _B (U) | U-phase high-side floating IC supply voltage |
| 3 | V _S (V) | V-phase high-side floating IC supply offset voltage |
| 4 | V _B (V) | V-phase high-side floating IC supply voltage |
| 5 | V _S (W) | W-phase high-side floating IC supply offset voltage |
| 6 | V _B (W) | W-phase high-side floating IC supply voltage |
| 7 | H _{IN} (U) | U-phase high-side gate driver input |
| 8 | H _{IN} (V) | V-phase high-side gate driver input |
| 9 | H _{IN} (W) | W-phase high-side gate driver input |
| 10 | L _{IN} (U) | U-phase low-side gate driver input |
| 11 | L _{IN} (V) | V-phase low-side gate driver input |
| 12 | L _{IN} (W) | W-phase low-side gate driver input |
| 13 | V _{DD} | Low-side control supply |

infineon

Pin description

| Pin number | Pin name | Pin description |
|------------|-------------------|---|
| 14 | RFE | Programmable fault clear time, fault output, enable input |
| 15 | I _{TRIP} | Overcurrent shutdown input |
| 16 | V_{SS} | Low-side control negative supply |
| 17 | V_{TH} | Temperature output |
| 18 | NW | W-phase low-side emitter |
| 19 | NV | V-phase low-side emitter |
| 20 | NU | U-phase low-side emitter |
| 21 | W | Motor W-phase output |
| 22 | V | Motor V-phase output |
| 23 | U | Motor U-phase output |
| 24 | Р | Positive bus input voltage |

2.2 Pin description

H_{IN} (U, V, W) and L_{IN} (U, V, W) (High-side pins, Pin 7 – 9 and Low-side pins, Pin 10 - 12)

These pins are positive logic, and they are responsible for the control of the integrated IGBTs. The Schmitt-trigger input thresholds of them are such to guarantee LSTTL and CMOS compatibility down to 3.3 V controller outputs. Pull-down resistor of about 5 k Ω is internally provided to pre-bias inputs during supply start-up. Input Schmitt-trigger and noise filter provide beneficial noise rejection to short input pulses.

The noise filter suppresses control pulses which are below the filter time $t_{\text{FIL}, IN}$ The filter acts according to Figure 4. It is not recommended for proper work to provide input pulse-width lower than 1 μ s.




Figure 3 Input pin structure




Figure 4 Input filter timing diagram

The integrated gate driver provides additionally a shoot through prevention capability which avoids the simultaneous on-state of two gate drivers of the same leg (i.e., H_01 and L_01 , H_02 and L_02 , H_03 and L_03). When two inputs of a same leg are activated, only former activated one is activated so that the leg is kept steadily in a safe state.

A minimum deadtime insertion of typically 360 ns is also provided by driver IC, in order to reduce crossconduction of the external power switches.

RFE (Fault / Fault-clear time / Enable, Pin 14)

The RFE pin combines three functions in one pin: programmable fault clear time by RC network, fault out and enable input.

The programmable fault-clear time can be adjusted by RC network, which is external pull-up resistor and capacitor. For example, typical value is about 1 ms at 1 M Ω and 2 nF. The fault-out indicates a module failure in case of undervoltage at pin V_{DD} or in case of triggered overcurrent detection at I_{TRIP}. The microcontroller can pull this pin low to disable the IPM functionality. This is enabling function.




Figure 5 Internal circuit at pin RFE

CIPOS™ Maxi IPM

IM12B15CC1, 1200 V 15 A



Pin description

V_{TH} (Thermistor temperature output, Pin 17)

The V_{TH} pin provides direct access to the NTC thermistor, which is referenced to V_{SS} . An external pull-up resistor connected to +5 V ensures that the resulting voltage can be directly connected to the microcontroller.

I_{TRIP} (Over-current detection function, Pin 15)

The IM12B14CC1 product provides an overcurrent detection function by connecting the I_{TRIP} input with the IGBT current feedback. The I_{TRIP} comparator threshold (typical 0.5 V) is referenced to V_{SS} ground. An input noise filter (I_{ITRIP} = typ. 500 ns) prevents the driver to detect false overcurrent events.

Overcurrent detection generates a shutdown of outputs of the gate driver. After the shutdown propagation delay of typically 1 μ s.

The fault-clear time is set to typical 1.1 ms at R_{RCIN} = 1 M Ω and C_{RCIN} = 2 nF.

V_{DD} , V_{SS} (Control supply and reference, Pin 13 and reference, Pin 16)

 V_{DD} is the control supply and it provides power both to input logic and to output power stage. Input logic is referenced to V_{SS} ground.

The undervoltage circuit enables the device to operate at power on when a supply voltage of at least a typical voltage of $V_{DDUV+} = 12.2 \text{ V}$ is present.

The IC shuts down all the gate drivers power outputs, when the V_{DD} supply voltage is below $V_{DDUV} = 11.2 \text{ V}$. This prevents the external power switches from critically low gate voltage levels during on-state and therefore from excessive power dissipation.

$V_B(U, V, W)$ and $V_S(U, V, W)$ (High-side supplies, Pin 1 - 6)

 V_B to V_S is the high-side supply voltage. The high-side circuit can float with respect to V_{SS} following the external high-side power device emitter voltage.

Due to the low power consumption, the floating driver stage is supplied by integrated bootstrap circuit.

The undervoltage detection operates with a rising supply threshold of typical $V_{BSUV+} = 11.2 \text{ V}$ and a falling threshold of $V_{BSUV-} = 10.2 \text{ V}$.

 $V_{s}\,$ (U, V, W) provide a high robustness against negative voltage in respect of $V_{ss}\,$ of -50 V transiently. This ensures very stable designs even under rough conditions.

NW, NV, NU (Low-side emitter, Pin 18 - 20)

The low-side emitters are available for current measurements of each phase leg. It is recommended to keep the connection to pin V_{SS} as short as possible in order to avoid unnecessary inductive voltage drops.

W, V, U (High-side emitter and low-side collector, Pin 21 - 23)

These pins are connected to motor U, V, W input pins.

P (Positive bus input voltage, Pin 24)

The high-side IGBTs are connected to the bus voltage. It is noted that the bus voltage does not exceed 900 V.

infineon

Absolute maximum ratings

3 Absolute maximum ratings

 $(V_{DD} = 15V \text{ and } T_{J} = 25^{\circ}C, \text{ if not stated otherwise})$

3.1 Module section

| Description | Symbol Condition | | Value | Unit |
|--------------------------------|------------------|-----------------------|-----------|------|
| Storage temperature range | T_{STG} | | -40 ~ 125 | °C |
| Operating case temperature | T _c | Refer to Figure 7 | -40 ~ 125 | °C |
| Operating junction temperature | TJ | | -40 ~ 150 | °C |
| Isolation voltage | V _{ISO} | 1 min, RMS, f = 60 Hz | 2500 | V |

3.2 Inverter section

| Description | Symbol | Condition | Value | Unit | |
|---|------------------------------------|--|-------|------|--|
| Maximum blocking voltage | V _{CES} /V _{RRM} | Ι _C = 250 μΑ | 1200 | V | |
| DC link supply voltage of P - N | V_{PN} | Applied between P - N | 900 | V | |
| DC link supply voltage (surge) of P - N | $V_{PN(Surge)}$ | Applied between P - N | 1000 | V | |
| | | $T_{C} = 25^{\circ}C, T_{J} < 150^{\circ}C$ | ±22 | | |
| Collector current ¹ | I _C | $T_{C} = 80^{\circ}C, T_{J} < 150^{\circ}C$ | ±15 | _ A | |
| Maximum peak collector current | I _{CP} | $T_C = 25$ °C, $T_J < 150$ °C, limited by $T_{Jmax.}$ | ±30 | | |
| Power dissipation per IGBT | P _{tot} | | 67 | W | |
| Short circuit withstand time | t _{sc} | $V_{DD} = 15 \text{ V}, V_{DC} \le 800 \text{ V}, T_{J} \le 150^{\circ}\text{C}$ | 5 | μs | |

3.3 Control section

| Description | Symbol | Condition | Value | Unit |
|---|-----------------|---|----------------------------|------|
| High-side offset voltage | Vs | | 1200 | V |
| Repetitive peak reverse voltage of bootstrap diode | V_{RRM} | | 1200 | V |
| Module control supply voltage | V_{DD} | Applied between V _{DD} - V _{SS} | -1 ~ 20 | V |
| High-side floating supply voltage (V _B reference to V _S) | V_{BS} | Applied between V _B - V _S | -1 ~ 20 | V |
| Input voltage (L _{IN} , H _{IN} , I _{TRIP} , RFE) | V _{IN} | | -1 ~ V _{DD} + 0.3 | V |

Thermal characteristics

Thermal characteristics 4

| Dogovinskien | Compleal | Condition | | 11 | | |
|--|----------------------|--|------|------|------|------|
| Description | Symbol Condition | | Min. | Тур. | Max. | Unit |
| Single IGBT thermal resistance, junction-case | R_{thJC} | High-side V-phase | - | - | 1.85 | K/W |
| Single diode thermal resistance, junction-case | R _{thJC, D} | (See Figure 7 for T _c measurement point) | - | - | 2.80 | K/W |

infineon

Recommended operation conditions

5 Recommended operation conditions

All voltages are absolute voltages referenced to V_{SS}-potential unless otherwise specified.

| D | Completed | | I I mit | | |
|--|---|----------|---------|------|------|
| Description | Symbol | Min. | Тур. | Max. | Unit |
| DC link supply voltage of P - N | V_{PN} | 350 | 600 | 800 | V |
| Low-side supply voltage | V_{DD} | 13.5 | 15 | 18.5 | V |
| High-side floating supply voltage (V _B vs. V _S) | V_{BS} | 12.5 | - | 18.5 | V |
| Logic input voltages L_{IN} , H_{IN} , I_{TRIP} , RFE | V _{IN} V _{ITRIP} V _{RFE} | 0 | - | 5 | V |
| Inverter PWM carrier frequency | f _{PWM} | - | - | 20 | kHz |
| External dead time between H _{IN} & L _{IN} | DT | 1 | - | - | μs |
| Voltage between V _{ss} - N (including surge) | V _{COMP} | -5 | - | 5 | V |
| Minimum input pulse width | PW _{IN(ON)} , PW _{IN(OFF)} | 1 | - | - | μs |
| Control supply variation | ΔV_{BS} ΔV_{DD} | -1 -1 | - | 1 1 | V/µs |

Static parameters



6 Static parameters

 $(V_{DD} = 15 \text{ V and } T_{J} = 25^{\circ}\text{C}$, if not stated otherwise)

6.1 Inverter section

| Description | C. mahal | Candition | Value | | | 11 |
|--------------------------------------|------------------|---|-------|------|------|------|
| Description | Symbol | Condition | Min. | Тур. | Max. | Unit |
| Collector-emitter saturation voltage | $V_{CE(Sat)}$ | $I_C = 15 \text{ A}, T_J = 25^{\circ}\text{C}$ | - | 1.95 | 2.35 | V |
| | | $I_C = 15 \text{ A}, T_J = 150^{\circ}\text{C}$ | - | 2.35 | - | |
| Collector-emitter leakage current | I _{CES} | V _{CE} = 1200 V | - | - | 1 | mA |
| Die de ferroard velke ee | V _F | $I_F = 15 \text{ A}, T_J = 25^{\circ}\text{C}$ | - | 2.15 | 2.50 | V |
| Diode forward voltage | | $I_F = 15 \text{ A}, T_J = 150^{\circ}\text{C}$ | - | 2.10 | - | |

6.2 Control section

| B | Sumbol Condition | | | | | |
|--|---|--|------|------|------|------|
| Description | Symbol | Condition | Min. | Тур. | Max. | Unit |
| Logic "1" input voltage (L _{IN} , H _{IN}) | V _{IH} | | - | 1.9 | 2.3 | V |
| Logic "0" input voltage (L _{IN} , H _{IN}) | V _{IL} | | 0.7 | 0.9 | - | V |
| I _{TRIP} positive going threshold | $V_{\text{IT, TH+}}$ | | 475 | 500 | 525 | mV |
| I _{TRIP} input hysteresis | $V_{IT,HYS}$ | | - | 55 | - | mV |
| V _{DD} and V _{BS} supply undervoltage | $V_{\text{DDUV+}}$ | | 11.5 | 12.2 | 13.0 | V |
| positive going threshold | V_{BSUV} | | 10.5 | 11.2 | 12.0 | V |
| V _{DD} and V _{BS} supply undervoltage | $V_{DDUV_{\text{-}}}$ | | 10.5 | 11.2 | 12.0 | V |
| negative going threshold | V_{BSUV} | | 9.5 | 10.2 | 11.0 | V |
| V _{DD} and V _{BS} supply undervoltage lockout hysteresis | V _{DDUVH} , V _{BSUVH} | | - | 1.0 | - | V |
| Quiescent V _{BSx} supply current (V _{BSx} only) | I _{QBS} | V _{HIN} = 0 V | - | 175 | - | μА |
| Quiescent V _{DD} supply current (V _{DD} only) | I _{QDD} | $V_{LIN} = 0 V, V_{HINX} = 5 V$ | - | 1.0 | - | mA |
| Input bias current for L _{IN} , H _{IN} | I _{IN+} | V _{IN} = 5 V | - | 1.0 | - | mA |
| Input bias current for ITRIP | I _{ITRIP+} | $V_{ITRIP} = 5 V$ | - | 30 | 100 | μΑ |
| Input bias current for RFE | I _{RFE} | $V_{RFE} = 5 \text{ V}, V_{ITRIP} = 0 \text{ V}$ | - | - | 5 | μΑ |
| RFE output voltage | V_{RFE} | $I_{RFE} = 10 \text{ mA}, V_{ITRIP} = 1 \text{ V}$ | - | 0.4 | - | V |
| V _{RFE} positive going threshold | $V_{RFE,TH+}$ | | - | 1.9 | 2.3 | V |
| V _{RFE} negative going threshold | $V_{RFE,TH}$ | | 0.7 | 0.9 | - | V |
| Bootstrap diode forward voltage | $V_{F,BSD}$ | $I_F = 0.3 \text{ mA}$ | - | 0.9 | - | V |
| Bootstrap diode resistance | R _{BSD} | Between $V_F = 4 V$ and $V_F = 5 V$ | - | 120 | - | Ω |

Dynamic parameters



7 Dynamic parameters

 $(V_{DD} = 15 \text{ V and } T_J = 25^{\circ}\text{C}$, if not stated otherwise)

7.1 Inverter section

| Barrier and the same | 6 | | | Value | | T |
|--|---------------------|--|------|--------------|------|------|
| Description | Symbol | Condition | Min. | Тур. | Max. | Unit |
| Turn-on propagation delay time | t _{on} | | - | 795 | - | ns |
| Turn-on rise time | t _r | $V_{\text{LIN, HIN}} = 5 \text{ V},$ | - | 40 | - | ns |
| Turn-on switching time | t _{c(on)} | $I_{C} = 15 \text{ A},$ $V_{DC} = 600 \text{ V}$ | - | 200 | - | ns |
| Reverse recovery time | t _{rr} | VDC 300 V | - | 235 | - | ns |
| Turn-off propagation delay time | t _{off} | $V_{\text{LIN, HIN}} = 0 \text{ V},$ | - | 1025 | - | ns |
| Turn-off fall time | t _f | $I_{C} = 15 \text{ A},$ $V_{DC} = 600 \text{ V}$ | - | 120 | - | ns |
| Turn-off switching time | $t_{\text{c(off)}}$ | | - | 210 | - | ns |
| Short circuit propagation delay time | t _{SCP} | From V _{IT, TH+} to 10% I _{SC} | - | 1575 | - | ns |
| IGBT turn-on energy (includes reverse recovery of diode) | Eon | V _{DC} = 600 V, I _C = 15 A T _J = 25°C 150°C | - | 1.45 2.21 | - | mJ |
| IGBT turn-off energy | E _{off} | V _{DC} = 600 V, I _C = 15 A T _J = 25°C 150°C | - | 0.76 1.24 | - | mJ |
| Diode recovery energy | E _{rec} | V _{DC} = 600 V, I _C = 15 A T _J = 25°C 150°C | | 0.30 0.68 | - | mJ |

7.2 Control section


| Description | Cumbal | Condition | Value | | Unit | |
|--|-----------------------|---|-------|------|------|-------|
| Description | Symbol | Condition | Min. | Тур. | Max. | Uillt |
| Input filter time I _{TRIP} | t _{ITRIP} | V _{ITRIP} = 1 V | - | 500 | - | ns |
| Input filter time at L_{IN} , H_{IN} for turn on and off | t _{FIL, IN} | $V_{LIN, HIN} = 0 V \text{ or } 5 V$ | - | 350 | - | ns |
| Fault clear time after I _{TRIP} -fault | t _{FLT, CLR} | $V_{ITRIP} = 1 V$, $V_{pull-up} = 5 V$ $(R = 1 M\Omega, C = 2 nF)$ | - | 1.1 | - | ms |
| I _{TRIP} to fault propagation delay | t _{FLT} | $V_{LIN, HIN} = 0 \text{ or } 5 \text{ V},$ $V_{ITRIP} = 1 \text{ V}$ | - | 650 | 900 | ns |
| Internal deadtime | DT _{IC} | $V_{IN} = 0$ or $V_{IN} = 5$ V | 300 | - | - | ns |
| Matching propagation delay time (On & Off) all channels | M _T | External dead time > 500 ns | - | - | 130 | ns |

(infineon

Thermistor characteristics

8 Thermistor characteristics

| Description | Complete | Candition | | Value | 11 | |
|---|------------------|-------------------------|------|-------|------|------|
| Description | Symbol | Condition | Min. | Тур. | Max. | Unit |
| Resistance | R _{NTC} | T _{NTC} = 25°C | - | 85 | - | kΩ |
| B-constant of NTC (Negative Temperature Coefficient) thermistor | B (25/100) | | - | 4092 | - | К |



| Temp. [°C] | R _{Min.} [kΩ] | R _{Typ.} [kΩ] | $R_{Max.}[k\Omega]$ |
|------------|------------------------|------------------------|---------------------|
| 50 | 29.151 | 30.157 | 31.178 |
| 60 | 20.018 | 20.669 | 21.329 |
| 70 | 13.994 | 14.424 | 14.858 |
| 80 | 9.946 | 10.234 | 10.523 |
| 90 | 7.177 | 7.373 | 7.569 |
| 100 | 5.253 | 5.388 | 5.523 |
| 110 | 3.884 | 3.99 | 4.096 |
| 120 | 2.908 | 2.991 | 3.075 |
| 125 | 2.527 | 2.601 | 2.676 |

Figure 6 Thermistor resistance – temperature curve and table

(For more information, please refer to application note 'AN-2024-05 CIPOS™ Maxi IPM IM12BxxxC1 Series application note'.)

Mechanical characteristics and ratings

Mechanical characteristics and ratings 9

| Description | Candition | Value | | llm:4 | |
|----------------------------------|---------------------|-------|------|-------|------|
| | Condition | Min. | Тур. | Max. | Unit |
| Comparative Tracking Index (CTI) | | 600 | - | - | |
| Mounting torque | M3 screw and washer | 0.49 | - | 0.78 | N⋅m |
| Backside curvature | Refer to Figure 8 | 0 | - | 150 | μm |
| Weight | | - | 7.1 | - | g |



Qualification information

Qualification information 10

| UL certification | File number: E314539 | | |
|-------------------------------|----------------------------------|----|--|
| Moisture sensitivity level | - | | |
| RoHS compliant | Yes (Lead-free terminal plating) | | |
| ESD (Electrostatic Discharge) | HBM (Human body model) class | 2 | |
| | CDM (Charged device model) class | C3 | |



Diagrams and tables

11 Diagrams and tables

11.1 T_c measurement point




Figure 7 T_c measurement point¹

11.2 Backside curvature measurement point




Figure 8 Backside curvature measurement position

¹Any measurement except for the specified point in Figure 7 is not relevant for the temperature verification and brings wrong or different information.



Diagrams and tables

11.3 Switching time definition




Figure 9 Switching times definition

11.4 Sleep function timing diagram




Figure 10 Sleep function timing diagram

infineon

Application guide

12 Application guide

12.1 Typical application schematic




Figure 11 Typical application circuit

1. Input circuit

- To reduce input signal noise by high speed switching, the R_{IN} and C_{IN} filter circuit should be mounted. (100 Ω , 1 nF)
- C_{IN} should be placed as close to V_{SS} pin as possible.

2. ITRIP circuit

- To prevent protection function errors, C_{ITRIP} should be placed as close to I_{TRIP} and V_{SS} pins as possible.
- To prevent fault operation of the protection function, an RC filter is recommended around 1.5~2.0 μ s (68 Ω , 22 nF, "Signal for protection" in the schematic leads the signal into the microcontroller").

3. RFE circuit

- 3.1 Pull-up resistor and pull-down capacitor
- RFE output is an open drain output. This signal line should be pulled up to the positive side of the $5.0\,V/3.3\,V$ logic power supply with a proper resistor R_{PU} .
- The fault-clear time is adjusted by RC network of a pull-up resistor, a pull-down capacitor and pull-up voltage.
 - $t_{FLT, CLR} = -R_{pull-up} \cdot C_{pull-down} \cdot ln(1 V_{RFE,TH+}/V_{pull-up}) + internal fault-clear time 160 μs$
 - $t_{FLT, CLR} = -1 \text{ M}\Omega \times 2 \text{ nF} \times \ln(1 1.9 / 5 \text{ V}) + 160 \text{ μs} \cong 1.1 \text{ ms at R} = 1 \text{ M}\Omega, C = 2 \text{ nF and V}_{pull-up} = 5 \text{ V}$
 - \blacksquare A pull-up resistor is limited to max. 2 MΩ

3.2 RC filter

It is recommended that RC filter be placed as close to the controller as possible.



Application guide

- 4. V_B-V_S circuit
 - Capacitor for high side floating supply voltage should be placed as close to V_B and V_S pins as possible.
- 5. Snubber capacitor
 - The wiring between IPM and snubber capacitor including shunt resistor should be as short as possible.
- 6. Shunt resistor
 - The shunt resistor of SMD type should be used for reducing its stray inductance.
- 7. Ground pattern
 - Ground pattern should be separated at only one point of shunt resistor as short as possible.

12.2 Performance chart




Figure 12 Maximum operating current SOA¹

Datasheet 19 of 22 V 1.00 2024-05-15

¹This maximum operating current SOA is just one of example based on typical characteristics for this product. It can be changed by each user's actual operating conditions.



Package outline 13




Figure 13 IM12B15CC1



Revision history

Revision history

| Document version | Date of release | Description of changes |
|------------------|-----------------|------------------------|
| V 1.00 | 2024-05-15 | Initial release |
| | | |
| | | |

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2024-05-15
Published by
Infineon Technologies AG
81726 München, Germany

© 2024 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference ifx1

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

Please note that this product is not qualified according to the AEC Q100 or AEC Q101 documents of the Automotive Electronics Council.

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.